⑩日本国特許庁(JP)

⑩特許出願公開

公開特許公報(A) 平3-165550

Int. Cl. 1

識別記号

庁内整理番号

6公開 平成3年(1991)7月17日

25/065 H 01 L 25/07 25/18

7638-5F H 01 L 25/08

(全3頁) 審査請求 未請求 請求項の数 1

高実装密度型半導体装置 の発明の名称

· ②特 類 平1-305678 ...

> 頤 平1(1989)11月24日 ❷出 □

者

茨城県日立市助川町3丁目1番1号 日立電線株式会社電

線工場内 ...

の出 日立電線株式会社 東京都千代田区丸の内2丁目1番2号

1, 発明の名称 高実装密度型半導体装置

2. 特許請求の範囲

1. 周ーパッケーン内の周ーリードフレーム上 に複数個の半導体チップを機関させて実装密 度を向上させるようにした高実装密度型半導 体装置において、前記半導体チップのうち、 下段のチップは上段のチップより平面長が大 きく且つその電極端子が該平面部の周辺に沿 って配置され、上段のチップは下段チップの 前記平面上に絶経性接着剤で接着されて立体 的に積層され、該両チップの電極帽子は夫々 **図別に又は共用されてペース材たるリードフ** レームのインナーリード上に配線接続されて なることを特徴とする高安装密度型半導体装 R. .

3. 発明の詳細な説明

[産業上の利用分野] .

本発明は、岡一パッケージ内の同一リードフレ

- ム上に複数目のICを収納するようにした高実

装密度型半導体装置に関するものである。

【従来の技術】

ICの育性能化、資容量化には目覚しいものが あるが、これに伴ってパッケージングにも程々の 工夫がなされ、配数の超数額化と共にチップの収 前事 (パッケーツに占めるチップの面積)をこれ 迄の40%から80%以上に改善する努力が続け られた。その後この収納事を更に上昇させるため、 リードフレームの構造をタブ(アイランド)を有 する形状からリードピン上にフィルムを貼付けて チップを搭載するCOL (Chip On Lead) 方式、 良いはリードピンの下にフィルムを貼付けてチッ プを搭載するLOC (Lead On Chip) 方式等が用。 いられるようになったが、現状では更に収納率を 斉めるため、例えば特開昭62-73748月公 根、成いは特開昭61-117858月公保等に みられるように、複数個の半導体チップを集めて 間ーパッケージ内に実装する高密度実装方式が用 いられるようになった。

[発明が解決しようとする疎照]

本発明の目的は、実装密度を向上し且つ配線が 容易な高実弦密度型半導体装置を提供することに ある。

[課題を解決するための手段]

本発明は、同一パッケージ内に複数個の半導体 チップを収納して実装面積の縮少化を計る高実装

ングワイヤで接段するようにしているので、実験 密度の縮少が実現できると共に、両チップの配線 を行う場合、端子間級いは原子-インナーリード 間と自在に接続できるので配給が極めて容易となる利点が得られる。

【実施例】

この図より引らかなようにチップ1の平面積は . チップ2の平面積より大きく、電極塩子4はチッ 密度型半導体装置において、下段のチップは上段のチップより平面積が大きく且つその電幅場子がこの平面部の周辺に沿って配置され、上段のチップはその平面部が下段チップの平面上に絶縁性接着されて立体的に積度され、両チップの電板場子は図別又は共用されてペース材だるリードフレームのインナーリード上に配給接続されてなることを特徴としており、実装密度の向上及び配益の容易化が得られるようにして目的の違成を計っている。

【作用】.

本発明の高実装密度型半導体装置では複数個の 「Cチップを同一パッケージ内に実装する場合、 チップの平面機が大・小夫々異なるチップを配合 せて用い、チップが二個の場合は平面機の大きい チップを下段に置き、その上に平面機の小さなチップを検題して絶縁性接着剤で接着させ、又下段 チップの電極端子を平面部の周辺に拾って配列す るようにし、更にペース材たるリードフレームの インナーリードに上記各チップの端子をボンディ

ア1の平面部周辺に配列されているから、チップ 2をチップ1の上に密替させて一体化することが 可能となり、収納スペースを極めて小さくするこ とができる。又ポンディングする場合は電腦帽子 4及び5を単独に又は共用させてインナーリード 6に拡続することができるので、配線を簡単且つ 数熱と行うことができる。

[発明の効果]

以上述べたように本発明によれば次のような効果が得られる。

- (1) 「Cチップの実装密度を向上させ、周崎に 配線の容易化を実現することができる。
- (2) 実務密度の向上、配線の容易化により製造コストの低減を計ることができる。
- (3) 各チップを密着して敬願させることができ るので発子の機械的敬意を向上させることが できる。


4. 図面の簡単な説明

第1回は本発明の高突装密度型半級体装置の一 実施例を示す斜視圏である。

特別平3-165550(3)

- 1、2:半恩はチップ、
 - . 3: 报名剂
- 4.5:チップ婦子
 - 6:インナーリード。

SE 1 (91



1.2: 牛男体チャア 3: 枠積制 4.5: チャア婚子 6: インナーリード

出 順 人 日立電線株式会社



[Translation]

- (19) Japanese Patent Office (JP)
- (11) Japanese Patent Application Kokai Publication No. Hei 3-165550
- (12) Official Gazette for Kokai Patent Applications (A)
- (43) Kokai Publication Date: July 17, 1991
- (51) Int. Cl.⁵ Identification No. JP

JPO File No.

H01L 25/065 25/07 25/18

7638-5F

H01L 25/08

В

Number of claims: 1 Examination request: Not filed (total 3 pages [original])

(54) Title of the Invention: HIGH MOUNTING DENSITY TYPE SEMICONDUCTOR

DEVICE

(21) Application No. Hei 1-305678

(22) Filing Date: November 24, 1989

(72) Inventor: YASHIRO, Seiji

c/o Hitachi Cable Co., Ltd. 3-1-1 Sukegawa-cho, Hitachi-shi, Ibaraki-ken

(71) Applicant: Hitachi Cable Co., Ltd.

3-1-1 Sukegawa-cho, Hitachi-shi, Ibaraki-ken

Specification

1. Title of the Invention

HIGH MOUNTING DENSITY TYPE SEMICONDUCTOR DEVICE

2. Claims

A high mounting density type semiconductor device, wherein a plurality of semiconductor chips are stacked on the same lead frame within the same package so as to increase the mounting density, said high mounting density type semiconductor device characterized by the fact that, among said semiconductor chips, the chip on the lower stage has a greater surface area than the chip on the upper stage, the electrode terminals thereof are arranged on the perimeter of the surface thereof, the chip on the upper stage is bonded by an insulating adhesive and stacked three-dimensionally on said surface of said lower chip, and the electrode terminals of said two chips are separately or commonly connected by wiring on the inner leads of a lead frame which forms a base material.

3. Detailed Description of the Invention.

(Industrial Field of Application)

The present invention concerns a high mounting density type semiconductor device that allows a plurality of integrated circuits to be held on the same lead frame in the same package.

(Prior Art)

Advances in the performance and capacity of integrated circuits have been startling, but in conjunction with these advances various contrivances have been employed in packaging, and efforts to improve the chip housing ratio (the surface area of the chip that can be held within a package) from its current 40% to 80% or above, along with refinement of wiring, have continued. Recently, in order to increase the housing ratio further, the structure of the lead frame has used a COL (chip on lead) system, whereby a chip is bonded to film on lead pins from a form having tabs (islands), or a LOC (lead on chip) system, whereby the chip is bonded to the frame under the lead pins, have been used. At the present time, however, in order to improve the housing ratio further, as seen in, for example, Japanese Unexamined Patent Application Publication ["JPA"] Sho 62-73748 and JPA Sho 61-117858, a high-density mounting method whereby a plurality of semiconductor chips are mounted together in a package, has come to be used.

(Problems That the Invention Is to Solve)

As explained above, various contrivances have been tried for increasing the mounting density of integrated circuits, but since there is a limit to the housing ratio in the flat arrangement of integrated circuits, at the present time mounting methods whereby chips are mounted three-dimensionally are being studied. Nevertheless, several problems have remained in this type of system. For example, in JPA Sho 62-73748, there is concern that the wiring system by which each chip is fixed to the back will become somewhat involved, and in the case of JPA Sho 61-117858 since chips of the same size are stacked three-dimensionally with an interval between them, there is concern that a package size will increase. In both of these methods, since the leads are divided between the upper stage and lower stage, the end of the outer leads form multiple rows, and attachment tends to be complex.

The objective of the present invention is to offer a high mounting density type semiconductor device in which mounting density is improved and wiring is simple.

[Means Used to Solve the Problems]

The present invention is a high mounting density type semiconductor device, wherein a plurality of semiconductor chips are stacked on the same lead frame within the same package so

as to increase the mounting density, said high mounting density type semiconductor device characterized by the fact that, among said semiconductor chips, the chip on the lower stage has a greater surface area than the chip on the upper stage, the electrode terminals thereof are arranged on the perimeter of the surface thereof, the chip on the upper stage is bonded by an insulating adhesive and stacked three-dimensionally on said surface of said lower chip, and the electrode terminals of said two chips are separately or commonly connected by wiring on the inner leads of a lead frame which forms a base material, and achieves its purpose so that mounting density is improved and simplification of wiring is obtained.

(Operation)

.....

In the high mounting density type semiconductor device of the present invention, when a plurality of IC chips are mounted within the same package, since chips having different size surface area are used in combination, and in the case of two chips, the chip having the greater surface area is placed on the lower stage, and the chip having the smaller surface area is stacked thereon and bonded using an adhesive having insulating properties, the electrode terminals of the lower chip are arranged along the perimeter of the flat portion thereof, and the terminals of the upper chip are bonded by bonding wires to the inner leads of the lead frame which forms the base material, reduction in the mounting density can be realized, and when both chips are wired, terminal-terminal connection or terminal-inner lead connection can be achieved freely, so that wiring is greatly simplified.

(Working Example)

Next, a working example of the present invention is explained referring to the drawing. FIG. 1 is a prospective view showing a working example of the high mounting density type semiconductor device of the present invention. In this drawing, 1 represents a semiconductor chip A, 2 a semiconductor chip B, 3 an adhesive agent having insulating properties that bonds chip 1 and chip 2, 4 and 5 electrode terminals of chips 1 and 2, respectively, 6 inner leads, 7 bonding wires which connect the lead terminals 4 or lead terminals 5 and inner leads 6, 8 an island part of the lead frame which forms a base material where on chips 1 and 2 are mounted, and line 9 indicates the position of the packaging, the interior of which is sealed by means of an insulating material.

As is clear from this drawing, the surface area of chip 1 is greater than the surface area of chip 2, and since electrode terminals 4 are arranged on the perimeter of the flat part of chip 1, it

is possible to bond and integrate chip 2 on chip 1, and the housing space can be dramatically reduced. When bonding is performed, the electrode terminals 4 and 5 can be individually or jointly connected to the inner lead 6, so that wiring can be performed simply and regularly.

(Effects of the Invention)

As described above, the following effects are obtained from the present invention.

- (1) The mounting density of the IC chips can be improved, while at the same time simplification of wiring can also be realized.
- (2) Manufacturing costs can be reduced by improving mounting density and simplification of wiring.
- (3) Since each chip can be bonded and stacked, the mechanical strength of the element can be improved.

4. Brief Explanation of the Drawing

Figure 1 is a prospective view a working example of the high mounting density type semiconductor device of the present invention.

1, 2: semiconductor chip

3: adhesive agent

4, 5: chip terminals

6: inner leads

Figure 1

1, 2: semiconductor chip; 3: adhesive agent; 4, 5: chip terminals; 6: inner leads

Applicant: Hitachi Cable Co., Ltd.